



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/657,464	09/08/2003		Masakatsu Uneme	N26532602E 9792	
	7590	09/21/2005		EXAM	INER
Darryl G. Wa	ılker		KIM, HONG CHONG		
WALKER & S	SAKO, I	LLP			
Suite 235			ART UNIT	PAPER NUMBER	
300 South Firs	t Street		2186		
San Jose, CA	95113				

DATE MAILED: 09/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

j	Application No.	Applicant(a)					
'	Application No.	Applicant(s)					
Office Action Summary	10/657,464	UNEME, MASAKATSU					
· · · · · · · · · · · · · · · · · · ·	Examiner Hong C. Kim	Art Unit					
The MAILING DATE of this communication app	l						
Period for Reply		•					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (a). In no event, however, may a reply be tirgoid apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).					
Status							
1)⊠ Responsive to communication(s) filed on 08 Se	eptember 2003.						
2a) This action is FINAL . 2b) ⊠ This							
3) Since this application is in condition for allowar	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.					
Disposition of Claims							
4) Claim(s) 1-20 is/are pending in the application.							
4a) Of the above claim(s) is/are withdraw	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-7,9-11 and 14-20</u> is/are rejected.							
7) Claim(s) <u>8,12 and 13</u> is/are objected to.							
8) Claim(s) are subject to restriction and/or	r election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examine	r.						
10)⊠ The drawing(s) filed on <u>08 September 2003</u> is/a	, , , , , , , , , , , , , , , , , , , ,	•					
Applicant may not request that any objection to the		, ,					
Replacement drawing sheet(s) including the correcti	•	•					
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	ACTION OF FORM PTO-152.					
Priority under 35 U.S.C. § 119							
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a)⊠ All b)□ Some * c)□ None of:							
<u> </u>	1.⊠ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents3. Copies of the certified copies of the priority		 -					
application from the International Bureau	•	ed III tilis Ivational Stage					
* See the attached detailed Office action for a list	, ,,	ed.					
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summary						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail D 5) Notice of Informal F	ate Patent Application (PTO-152)					
Paper No(s)/Mail Date <u>9/8/03</u> .	6) Other:	,					
S. Patent and Trademark Office							

Art Unit: 2186

Detailed Action

1. Claims 1-20 are presented for examination. This office action is in response to the application filed on 9/8/2003.

Priority

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

3. The information disclosure statement filed on 9/8/03 fails to comply with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609 because applicants did not provide English translation copies. It has been placed in the application file, but the information referred to therein has not been considered as to the merits. Applicant is advised that the date of any re-submission of any item of information contained in this information disclosure statement or the submission of any missing element(s) will be the date of submission for purposes of determining compliance with the requirements based on the time of filing the statement, including all certification requirements for statements under 37 CFR 1.97(e). See MPEP § 609.05(a).

Drawings

4. New corrected drawings in compliance with 37 CFR 1.121(d) are required in this application because the drawings do not show claimed subject matter of "a

Art Unit: 2186

semiconductor memory circuit that is controlled by inputs to at least one control input; at least one control line coupled to the control input of the semiconductor memory circuit; and each having a control output coupled to the control line; wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and when one data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential within the first time period". Applicant is advised to employ the services of a competent patent draftsperson outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

Specification

5. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The title should be more specific to differentiate the invention from similar inventions in the patent literature. "arbitrating share memory", " clock enable", "chip select", "start and end control", and "high impedance state" aspects of the invention should be mentioned in the title so that the title is more descriptive.

Art Unit: 2186

Claim Objections

6. Claims 9-14 are objected to because of the following informalities: As to claim 9, in lines 2-3, it is unclear to the Examiner what is meant by "inputs to at least one control input". In lines 4-15, "the control input" should be changed to – the at least one control input--. In line 7, it appears that "each" should be changed to –each data processing circuit—for clarity. Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1, 3, 5, 9, 10, and 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Wilcox et al. (Wilcox) U.S. Patent No. 6,510,099.

As to claim 1, AAPA discloses a data processing apparatus (Fig. 4) that arbitrates (Fig. 1 Ref. 103) sharing of a single semiconductor memory circuit (Fig. 4 Ref. 101) among multiple data processing circuits (Fig. 4 Refs. 102s), comprises a semiconductor memory circuit (Fig. 4 Ref. 101) that executes operations corresponding

Art Unit: 2186

to a command signal, address signal and clock signal (page 2 lines 8-11) received external to the semiconductor memory circuit

However, AAPA does not specifically disclose a data processing circuit that supplies the semiconductor memory circuit with a clock enable signal for enabling an input of the clock signal when active and a disabling the input of the clock signal when inactive, and a chip select signal for enabling input of command signals when the chip select signal is active and disabling input of command signals when the chip select signal is inactive; wherein before the data processing circuit ends control of the semiconductor memory circuit and stops supplying the clock enable signal and chip select signal, a different data processing circuit starting control of the semiconductor memory circuit supplies a clock enable signal and chip select signal values at the same state as those provided by the data processing circuit ending control of the semiconductor memory circuit.

Wilcox discloses a data processing circuit that supplies the semiconductor memory circuit with a clock enable signal (col. 8 lines 22-24) for enabling an input of the clock signal when active and a disabling the input of the clock signal when inactive, and a chip select signal (col. 8 lines 20-22) for enabling input of command signals when the chip select signal is active and disabling input of command signals when the chip select signal is inactive; wherein before the data processing circuit ends control of the semiconductor memory circuit and stops supplying the clock enable signal and chip select signal, a different data processing circuit starting control of the semiconductor memory circuit supplies a clock enable signal and chip select signal values at the same

state as those provided by the data processing circuit ending control of the semiconductor memory circuit for the purpose of supporting dynamic driver capability (col. 2 lines 3-5).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a data processing circuit that supplies the semiconductor memory circuit with a clock enable signal for enabling an input of the clock signal when active and a disabling the input of the clock signal when inactive, and a chip select signal for enabling input of command signals when the chip select signal is active and disabling input of command signals when the chip select signal is inactive; wherein before the data processing circuit ends control of the semiconductor memory circuit and stops supplying the clock enable signal and chip select signal, a different data processing circuit starting control of the semiconductor memory circuit supplies a clock enable signal and chip select signal values at the same state as those provided by the data processing circuit ending control of the semiconductor memory circuit as taught by Wilcox into the system of AAPA for the advantages stated above.

As to claim 3, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the semiconductor memory circuit enters a lower power state when the clock enable signal is inactive, as compared to when the clock enable signal is active (col. 1 lines 32-40).

As to claim 5, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the multiple data processing circuits are connected to one another but formed independently of one another (Fig. 1 Refs. 102s).

As to claim 9, AAPA discloses a data processing apparatus (Fig. 4), comprises a semiconductor memory circuit (Fig. 4 Ref. 101) that is controlled by inputs to at least one control input (Fig. 4 Refs. 105 and 106); at least one control line coupled to the control input of the semiconductor memory circuit (Fig. 4 Refs. 105 and 106); and a plurality of data processing circuits (Fig. 4 Refs. 102s) that share access to the semiconductor memory circuit, each having a control output coupled to the control line However, AAPA does not specifically disclose wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and when one data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential within the first time period.

Wilcox discloses wherein when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential (col. 6 lines 1-15) for a first time period (Fig. 5, CKE, CS timing diagram) before ending the control signal; and when one data processing circuit starts control of the semiconductor memory circuit, the data

processing circuit provides a control signal at its control output at the predetermined potential (col. 6 lines 1-15) within the first time period (col. 8 lines 20-24 and Fig. 5 timing diagram) for the purpose of supporting dynamic driver capability (col. 2 lines 3-5).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate when one data processing circuit ends control of the semiconductor memory circuit, the data processing circuit provides a control signal at the control output at a predetermined potential for a first time period before ending the control signal; and when one data processing circuit starts control of the semiconductor memory circuit, the data processing circuit provides a control signal at its control output at the predetermined potential within the first time period as taught by Wilcox into the system of AAPA for the advantages stated above.

As to claim 10, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the semiconductor memory circuit operates in synchronism with a clock signal, and the at least one control input includes a chip select input that enables the processing of commands by the semiconductor memory circuit, and a clock enable signal that enables generation of timing signals within the semiconductor memory circuit (col. 1 lines 32-40).

As to claim 14, AAPA and Wilcox disclose the invention as claimed. AAPA further discloses the at least one control line is directly connected to the control input of

Art Unit: 2186

the semiconductor memory circuit and the control output of each of the plurality of data processing circuits (Fig. 4 Refs. 106 and 105).

As to claim 15, AAPA discloses a method of sharing a semiconductor memory circuit (Fig. 4 Ref. 100) with a plurality of data processing circuits (Fig. 4 Refs. 102s), comprises the steps of when a data processing circuit ends control of the semiconductor memory circuit, driving control outputs coupled to control lines for the semiconductor memory circuit to predetermined logic values (page 3 lines 10-14) and when a data processing circuit starts control of the semiconductor memory circuit, driving control outputs coupled to control lines to the predetermined logic values prior to the control outputs of the semiconductor device (fig. 4 Ref. 10 and 106). However, AAPA does not specifically disclose subsequently placing the control outputs in a high impedance state and ending control of the semiconductor memory circuit is placed in the high impedance state.

Wilcox discloses subsequently placing the control outputs in a high impedance state and ending control of the semiconductor memory circuit is placed in the high impedance state (col. 8 lines 24-34) for the purpose of supporting dynamic driver capability (col. 2 lines 3-5).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate subsequently placing the control outputs in a high impedance state and ending control of the semiconductor memory

Art Unit: 2186

circuit is placed in the high impedance state as taught by Wilcox into the system of AAPA for the advantages stated above.

As to claim 16, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the semiconductor memory circuit and data processing circuit operate in synchronism with a clock signal; when the data processing circuit ends control of the semiconductor memory circuit, the data processing circuit places the control outputs in the high impedance state a first number of clock cycles after ceasing operating with the semiconductor memory circuit; and when the data processing circuit starts control of the semiconductor memory circuit, the data processing circuit drives control outputs to the predetermined logic values a second number of clock cycles after the data processing circuit that is ending control ceases operating with the semiconductor memory circuit; wherein the second number of clock cycles is less than the first number of clock cycles (Fig. 5).

As to claim 17, AAPA and Wilcox disclose the invention as claimed. Wilcox further discloses the second number of clock cycles is one and the first number of clock cycles is two (Fig. 5).

8. Claims 2, 4, 6, 7, 11, and 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Wilcox et al. (Wilcox)

Application/Control Number: 10/657,464

Art Unit: 2186

U.S. Patent No. 6,510,099 further in view of Askinazi et al. (Askinazi) U.S. Patent No. 4,453,211.

As to claim 2, AAPA and Wilcox disclose the invention as claimed above.

However, neither AAPA nor Wilcox specifically discloses a sharing arbitration circuit with request, busy, and grant signals.

Askinazi discloses a sharing arbitration circuit with request, busy, and grant signals (col. 7 lines 12-29) for the purpose of providing synchronous multi system operation.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a sharing arbitration circuit with request, busy, and grant signals as taught by Askinazi into the combined system of AAPA and Wilcox for the advantages stated above.

As to claim 4, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses one of the multiple data processing circuits is a master device while any others are slave devices (col. 7 lines 12-29).

As to claim 6, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses wherein one of the multiple data processing circuits is a master device while any others are slave devices; and the sharing arbitration circuit is built into the master device (col. 7 lines 12-29).

As to claim 7, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses each of the data processing circuits of the multiple data processing circuits includes a built in sharing arbitration circuit; the multiple data processing circuits are initialized to establish one data processing circuit as a master device and all others as slave devices; and the arbitration circuit of the master device is enabled and the arbitration circuits of the slave devices are disabled (col. 7 lines 12-29).

As to claim 11, AAPA and Wilcox disclose the invention as claimed above.

However, neither AAPA nor Wilcox specifically discloses a sharing arbitration circuit with request, busy, and grant signals.

Askinazi discloses a sharing arbitration circuit with request, busy, and grant signals (col. 7 lines 12-29) for the purpose of providing synchronous multi system operation.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a sharing arbitration circuit with request, busy, and grant signals as taught by Askinazi into the combined system of AAPA and Wilcox for the advantages stated above.

As to claim 18, AAPA and Wilcox disclose the invention as claimed above.

However, neither AAPA nor Wilcox specifically discloses a master and a slave devices.

Askinazi discloses a master and a slave devices (col. 7 lines 12-29) for the purpose of providing synchronous multi system operation.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate a master and a slave devices as taught by Askinazi into the combined system of AAPA and Wilcox for the advantages stated above.

As to claim 19, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses when the data processing circuit ends control of the semiconductor memory circuit; the data processing circuit sets a busy signal (col. 7 lines 12-29) to an inactive state.

As to claim 20, AAPA, Wilcox, and Askinazi disclose the invention as claimed above. Askinazi further discloses when the data processing circuit seeks control of the semiconductor memory circuit; the data processing circuit activates a request signal (col. 7 lines 12-29).

Allowable Subject Matter

9. Claims 8, 12, and 13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and overcome claim objections.

Art Unit: 2186

Conclusion

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See attached PTO-892.

- 2. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).
- 3. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. ' 1.111(c).
- 4. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.
- 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Kim whose telephone number is (571) 272-4181. The examiner can normally be reached on M-F 9:00 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone number for the

Application/Control Number: 10/657,464

Art Unit: 2186

organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 whose telephone number is (571) 272-2100.

Page 15

6. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

7. Any response to this action should be mailed to:

Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

or faxed to TC-2100:

571-273-8300

Hand-delivered responses should be brought to the Customer Service Window (Randolph Building, 401 Dulany Street, Alexandria, VA 22314).

HK

Primary Patent Examiner September 14, 2005